



»NAM«

Network Attached Memory

Juri Schmidt

PhD candidate 3rd year
Computer Architecture Group
Heidelberg University



“Across the industry, today’s chips are largely able to execute code faster than we can feed them with instructions and data. [...]

The real design action is in memory subsystems —
caches, buses, bandwidth, and latency”


Richard Sites - It’s the memory, stupid!
Microprocessor report 1996

Motivation



Two common problems HPC is facing

1. The Processor-Memory gap (the 'memory wall')
2. Energy required to transport data





Solution: Process where the data is stored

- Processing In Memory has emerged

Network Attached Memory

1. Take some memory
2. Add processing capabilities
3. Make it useful, i.e. connect it somewhere


NAM is a research vehicle to explore NDP, NDC, PIM, PIN, ...



Background: DEEP-ER project




- European funded project under FP7 programme
- Uses the EXTOLL HPC interconnect
- A node consists of a (co-)processor and NIC
- DEEP-ER system with N nodes with NAMs connected to it
- Use Case: Use the NAM to speed-up checkpoint/restart
- PIN: Processing In Network




NAM Requirements / Prototype



- A nice memory
 - ✓ Hybrid Memory Cube (HMC)
- A (configurable) logic device
 - ✓ FPGA for rapid prototyping
- Physical Interfaces to
 - Extoll
 - (PCI-Express)




- HMC Link
 - 16x @ 10Gbps (40GByte/s)
- Extoll Links
 - 2* 12x @ 8.4Gbps (48GByte/s)
- HMC Capacity
 - 2GB, upgradeable




Memory Capacity Extension




2 NAM cards





NAM + HMC add-on card



- Global operations
- General purpose shared memory
- Graph processing
- ...
- In the DEEP-ER project:
 - N+1 parity calculation for checkpoint/restart (currently under evaluation)
 - libNAM to provide NAM specific functions available (operates on top of EXTOLL libRMA)







Juri Schmidt
3rd year PhD candidate
Computer Architecture Group
Heidelberg University
juri.schmidt@iti.uni-heidelberg.de

>>NAM<<
Network Attached Memory



About Network Attached Memory

Motivation

The problems with the traditional memory architecture:
Waste of time and energy because a processor must wait for the data to become available (Fig.1)
Energy (and time) required to transport data correlates with the physical distance (Fig.2)
Time = Energy




Figure 1: Historical evolution of the processor-memory gap. Figure 2: Comparison of the energy required to transport the 'memory wall'.

Network Attached Memory (NAM) is one approach to solve these problems:
Process data in the network domain as it streams through (Processing in Network, PIN)
PCIe card with FPGA + Hybrid Memory Cube and EXTOLL + PCIe interface
No real Processing in Memory (PIM) since processing elements are not part of the memory stack
NAM performs Near Data Computing/Processing (NDC, NDP) to prototype PIM

NAM in the DEEP-ER project

In the European funded DEEP-ER project the NAM is connected to the EXTOLL high performance interconnection network as a dedicated device to perform an N+1 XOR parity checkpoint-restart.




Figure 3: Abstract view of a Node in the DEEP-ER system. Figure 4: Abstract view of the DEEP-ER network environment.

Use-cases other than checkpoint-restart

- Checkpoint and restart (with parity calculation)
• Global Operations
• Graph processing
• General purpose shared memory, metadata server

Component Status

Table with 4 columns: Component, Status, Done, Evaluation. Rows: NAM Hardware, EXTOLL FPGA Link, HMC controller openHMC, Checkpoint/Restart.

The NAM Hardware

Aspin v2


The NAM hardware 'Aspin v2': Xilinx Virtex7 FPGA + Hybrid Memory Cube (HMC) on a single PCB. Access to the FPGA through:
• PCIe x16 (no generic Gen3x8 or 16x SerDes)
• Two HDIO-12x connectors over Extoll
• Top connector connected to HMC increase capacity



Figure 5: The NAM Hardware 'Aspin v2'. Figure 6: Aspin v2 - Component Block Diagram.

Implementation Details

- Structure of the FPGA design. It consists of four main building blocks:
• HMC board controller openHMC[12]. Open development. Used to evaluate HMC[1]
• FPGA implementation of an EXTOLL link
• Bridge to connect the EXTOLL link to openHMC
• The actual 'NAM intelligence'. Application specific processing elements



The NAM FPGA logic has the following characteristics:
• 112.5MHz NAM/HMC clock domain (matches the HMC bandwidth at 16x, 100Tps)
• <210MHz Extoll clock domain
• Approximately 30% FPGA fabric utilization with one Extoll link

Memory Subsystem Topologies

Figure 6 and 7: Two example topologies where memory capacity is increased by adding ('chaining') additional HMCs



Figure 8: Memory Subsystem with 2 NAMs. Figure 9: Attack on odd-on HMC equipped card.

Improve Resiliency with Parity Checkpoints

One of the objectives in the DEEP-ER project is to speed-up and reduce overhead of checkpoint/restart mechanisms. As one approach the NAM serves as a dedicated resource to calculate and store the parity of checkpoints, also known as N+1 parity.




Figure 10: Checkpoint Scheme. The NAM is the one. Figure 11: Restart Scheme. The failed rank is invalidated. Figure 12: NAM Manager: Address Space Allocation.

NAM Software

IMAM is based on the Extoll RMA engine. It extends function calls of the BRAMA by application specific functionality such as checkpoint writing and reading. A NAM manager (NM) allocates address space and administrate access rights to participating processes.

References

[1] Computer Architecture Group, University of Heidelberg, openHMC Home, Apr. 2015. URL: www.uni-heidelberg.de/openhmc.
[2] J. Schmidt and U. Bräuning, 'openHMC - a configurable open-source hybrid memory cube controller', in: ReCoFiprable Computing and FPGAs (ReCoFip), 2015 International Conference on, Dec. 2015, pp. 1-6. DOI: 10.1109/ReCoFip.2015.7393311.
[3] J. Schmidt, U. Bräuning, and U. Bräuning, 'Exploiting Time and Energy for Complex Accesses to a Hybrid Memory Cube', in: Memory Systems, 2016 International Symposium on, Oct. 2016. DOI: 10.1145/2989081.2989099.

For more information visit us at:
EXTOLL booth #3836

Thanks for your attention

Hope to see you at the poster session